



# **CMOS linear image sensor**

S14772

## High-speed readout (125 klines/s)

The S14772 is a CMOS linear image sensor developed for industrial cameras that require high-speed scanning. The columnparallel readout system, which has a readout amplifier and an A/D converter for each pixel, allows high-speed readout. For the A/D converter resolution, either 10-bit (high-speed mode: 125 klines/s max.) or 11-bit (low-speed mode: 62.5 klines/s max.) can be selected. Video signal is output serially in 225 MHz LVDS format.

## 📮 Features

Pixel size: 14 × 14 µm

- Number of pixels: 2048
- High-speed readout: 125 klines/s
- Simultaneous integration of all pixels
- 3.3 V power supply operation
- SPI communication function
- Built-in 10-bit/11-bit A/D converters

## - Applications

- Machine vision
- Film inspection
- Printed circuit board appearance inspection
- Print inspection

## Structure

Parameter	Specification	Unit
Number of pixels	2048	-
Pixel pitch	14	μm
Pixel height	14	μm
Effective photosensitive area length	28.672	mm
Package	Ceramic	-
Window material*1	Borosilicate glass	-

\*1: AR coated (1% or less reflectance at 400 to 800 nm) on both sides

## Absolute maximum ratings (Ta=25 °C)

Parameter		Symbol	Condition	Value	Unit
	Analog terminal	Vdd(A)		-0.3 to +3.9	V
Supply voltage	Digital terminal	Vdd(D)		-0.3 to +3.9	V
	Counter terminal	Vdd(C)		-0.3 to +3.9	V
Digital input signal terminal voltage*2		Vi		-0.3 to +3.9	
Vref_cp1 termin	al voltage	Vref_cp1		-0.3 to +6.5	V
Vref_cp2 terminal voltage		Vref_cp2		-2.0 to +0.3	V
Operating temperature		Topr	No dew condensation*3	-5 to +70	°C
Storage temperation	ature	Tstg	No dew condensation*3	-10 to +70	°C

\*2: CS, SCLK, MOSI, RSTB, MCLK, MST, All-reset, PLL-reset

\*3: When there is a temperature difference between a product and the surrounding area in high humidity environment, dew condensation may occur on the product surface. Dew condensation on the product may cause deterioration in characteristics and reliability.

Note: Exceeding the absolute maximum ratings even momentarily may cause a drop in product quality. Always be sure to use the product within the absolute maximum ratings.

Recommended	l operating	conditions	(Ta=25 °C)	
-------------	-------------	------------	------------	--

Parameter		Symbol	Min.	Тур.	Max.	Unit
Supply voltage	Analog terminal	Vdd(A)	3.15	3.3	3.45	
	Digital terminal	Vdd(D)	3.15	3.3	3.45	V
	Counter terminal	Vdd(C)	3.15	3.3	3.45	
Digital input voltage	High level	Vi(H)	3	Vdd(D)	Vdd(D) + 0.25	V
Digital input voltage	Low level	Vi(L)	0	-	0.3	v

#### Electrical characteristics

Digital input signal

[Ta=25 °C, Vdd(A)=Vdd(D)=Vdd(C)=3.3 V]

Parameter	Symbol	Min.	Тур.	Max.	Unit	
Master clock pulse frequency	f(MCLK)	36.5	37.5	38.5	MHz	
Master clock pulse duty cycle	D(MCLK)	45	50	55	%	
Master start pulse High-speed mode	toi/MCT)	300/f(MCLK)	-	-	6	
cycle*4 Low-speed mode	τρi(14151)	600/f(MCLK)	-	-	5	
Master start pulse High-speed mode	the(MCT)	166/f(MCLK)	-	-	6	
High period*4 Low-speed mode	uip(1•151)	332/f(MCLK)	-	-	S	
Master start pulse High-speed mode		2/f(MCLK)	-	-	6	
Low period*4 Low-speed mode	up(MST)	4/f(MCLK)	-	-	5	
Master clock - Master start delay time	tCSD	-	-	5	ns	
Master clock - Reset delay time*5	tCRD	-	-	5	ns	
Rise time* <sup>6</sup>	tr(sigi)	-	5	7	ns	
Fall time <sup>*6</sup>	tf(sigi)	-	5	7	ns	

\*4: The maximum line rate is 125 klines/s in high-speed mode. Line rate is 125 klines/s when tpi(MST) = 300/f(MCLK).

The maximum line rate is 62.5 klines/s in low-speed mode. Line rate is 62.5 klines/s when tpi(MST) = 600/f(MCLK).

\*5: Delay time for the rising edge of MCLK and those of PLL\_Reset and All\_Reset

\*6: Time for the input voltage to rise or fall between 10% and 90%

## MCLK and MST input timings





#### PLL\_Reset, All\_Reset input timing

After 100 µs of turning on the power, set PLL\_Reset to low level for at least 5 master clock cycles and then do the same for All\_Reset.



#### Digital output signal

#### [Ta=25 °C, Vdd(A)=Vdd(D)=Vdd(C)=3.3 V, f(MCLK)=37.5 MHz]

Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Data rate (LVDS)		DR		f(MCLK)×6		MHz
Line rate	High-speed mode	LD	-	-	125	klines/a
Line rate	Low-speed mode	LR	-	-	62.5	Kiines/s
IVDS output voltago*7	Offset	Vcom	1.13	1.25	1.38	V
	Differential	Vdiff	0.25	0.35	0.45	v
LVDS rise time*8		tr(LVDS)	-	0.9	1.3	ns
LVDS fall time*8		tf(LVDS)	-	0.9	1.3	ns
Pclk – OutX[m] de	lay period	tPDD	-1.0	0.5	2.0	ns
Pclk – CTR delay p	period	tPDC	-0.5	1.0	2.5	ns
Pelk - Sync dolay pariod	Rise time	tPDSR	-2.5	-1.0	0.5	nc
rcik – Sylic delay period	Fall time	tPDSF	-2.5	-1.0	0.5	115
CMOS output voltago	High	Vsigo(H)	Vdd(D)-0.25	Vdd(D)	-	V
	Low	Vsigo(L)	-	0	0.25	v
Clock pulse frequency	High-speed mode		-	f(MCLK)	-	MH-
of timing generator Low-speed mode		I(IGCLK)	-	f(MCLK)/2	-	IMI 12
CMOS output rise	time* <sup>9</sup>	tr(sigo)	-	10	12	ns
CMOS output fall t	ime*9	tf(sigo)	-	10	12	ns

\*7: Attach a 100  $\boldsymbol{\Omega}$  terminator to the LVDS output terminal.

\*8: Time for the output voltage to rise or fall between 10% and 90% when there is a 2 pF load capacitor attached to the output terminal

\*9: Time for the output voltage to rise or fall between 10% and 90% when there is a 10 pF load capacitor attached to the output terminal

LVDS output voltage, rise and fall time





Output timing of Sync signal and video output



 $\cdot$  Each waveform represents the difference between the LVDS positive signal and negative signal.

 $\cdot$  Out\_X[m] is video output.

X: A to H (port)

m: 0=lower bit, 1=higher bit

 $\cdot$  Video output should be acquired at the rising timing of Pclk.

· Video output starts after the rising of Sync. Sync can be used as reference of data acquisition [refer to Timing chart (P.8)].

• On the rising edge of CTR, the lower bits are output from D0 and the higher bits from D6. CTR can be used as reference of data acquisition [refer to Timing chart (P.9)].

Current consumption										
Ta=25 °C, Vdd(A)=Vdd(D)=Vdd(C)=3.3 V, f(MCLK)=37.5 MHz, LR=125 klines/s]										
Parameter	Parameter Symbol Min. Typ. Max. Unit									
Vdd(A) terminal <sup>*10</sup>	Ic1	60	90	120						
Vdd(D) terminal <sup>*10</sup>	Ic2	170	280	390	mA					
Vdd(C) terminal*10	Ic3	300	510	720						

\*10: When saturation exposure light enters

## Electrical characteristics of A/D converter [Ta=25 °C, Vdd(A)=Vdd(D)=Vdd(C)=3.3 V, f(MCLK)=37.5 MHz]

Parameter		Symbol	Specification	Unit
Resolution	High-speed mode	PESO	10*11	bit
	Low-speed mode	KE50	11*12	DIL
Conversion voltag	e range	-	0 to 1.3	V

\*11: Equivalent to 10-bit. From offset output to saturated output is approximately 1024 DN.

\*12: Equivalent to 11-bit. From offset output to saturated output is approximately 2048 DN.



# Electrical and optical characteristics [Ta=25 °C, Vdd(A)=Vdd(D)=Vdd(C)=3.3 V, f(MCLK)=37.5 MHz, gain: default value, offset: default value, tpi(MST)=8 μs (high-speed mode), 16 μs (low-speed mode)]

			Common to all mo	odes		
Parameter		Symbol	Min.	Тур.	Max.	Unit
Spectral response range		λ		400 to 1000		nm
Peak sensitivity wavelength		λр	- 700 -			
Di	Gain=1	DDNUL	-	±5	±10	0/
Photoresponse nonuniformity <sup>11</sup>	Gain=8	PRNU	-	±5	±10	- % -
Image lag <sup>*14</sup>	Gain=1	Lag	-	-	0.1	%
Saturation charge		Qsat	96	100	-	ke⁻
SNR max.	Gain=1		48	50	-	40
	Gain=8	1 -	.39	41	-	a ab

\*13: The output uniformity when a uniform light with a light exposure that is approximately 50% of saturation output is applied. It is defined as follows for the 2042 pixels excluding the 3 pixels at each end of the sensor.

 $\mathsf{PRNU} = (\Delta X/X) \times 100 \,[\%]$ 

X: average output of all pixels,  $\Delta X$ : difference between X and maximum output or minimum output

\*14: The signal component of the previous data that remains after data is read out under saturation output conditions. Image lag increases if light greater than the saturation exposure is incident.

		Hig	jh-speed mode			
				_		1
Parameter	Symbol	Gain	Min.	Тур.	Max.	Unit
		1	-	2.5	15	mV
Offset variation*15	VSNILI	1	-	2	12	DN
Onset variation	V3N0	l g L	-	8.8	53	mV
		0	-	7	42	DN
		4	-	0.24	9.6	mV
Dark autaut*16			-	0.15	6	DN
	VD	0	-	1.9	77	mV
		°	-	1.2	48	DN
			-	54	-	V/(lx·s)
	Curr		-	43 k	-	$DN/(lx \cdot s)$
Photosensitivity	SW		-	430	-	$V/(lx \cdot s)$
		8	-	350 k	-	$DN/(lx \cdot s)$
		4	-	13	-	μV/e-
Conversion officiancy	CE.		-	10	-	mDN/e-
Conversion enciency	L CE		-	100	-	µV/e⁻
		8	-	80	-	mDN/e⁻
Caturation output	Veet		1.2	1.25	-	V
Saturation output	vsat		975	1000	-	DN
		4	-	0.63	1.9	mV-rms
Decide ut resident <sup>18</sup>	Nusad		-	0.5	1.5	DN-rms
Readout noise*10	inread		-	1.2	3.4	mV-rms
		8	-	0.9	2.7	DN-rms
	Durana	1	650	2000	-	
	Drange	8	460	1100	-	1 -



		Low	-speed mode			
Parameter	Symbol	Gain	Min.	Typ.	Max.	Unit
	,		-	2.5	15	mV
or	N/GNUL	1	-	4	24	DN
Offset variation <sup>11</sup>	VSNU		-	8.8	53	mV
		8	-	14	84	DN
			-	0.24	9.6	mV
D	1/5		-	0.3	12	DN
Dark output <sup>10</sup>	VD	0	-	1.9	77	mV
		8	-	2.4	96	DN
		4	-	54	-	V/(lx·s)
Dhataaanaitii iitu 17	Gui		-	86 k	-	DN/(lx·s)
Photosensitivity	SW	0	-	430	-	V/(lx·s)
		8	-	690 k	-	$DN/(lx \cdot s)$
		4	-	13	-	µV/e⁻
Conversion officiancy			-	20	-	mDN/e⁻
Conversion emclency		0	-	100	-	µV/e⁻
		8	-	160	-	mDN/e-
Caturation output	Veet		1.2	1.25	-	V
Saturation output	vsat	-	1950	2000	-	DN
		4	-	0.44	1.3	mV-rms
Deadout noise*18	Nroad		-	0.7	2.1	DN-rms
Readout NOISe <sup>10</sup>	INFedO	0	-	1.1	3.2	mV-rms
		0	-	1.7	5.1	DN-rms
Duranic range*19	Drange	1	930	2900	-	
Dynamic range*19	Drange	8	380	1200	-	

\*15: Measured in the dark state. Difference between the maximum and minimum.

\*16: Ts=10 ms, voltage difference from the offset output level

\*17: 2856 K, tungsten lamp

\*18: Dark state

\*19: Vsat/Nread

Note: DN (digital number): unit of A/D converter output





Spectral transmittance characteristics of window material



HAMAMATSU PHOTON IS OUR BUSINESS

## Block diagram

The video output signal is divided and output through 8 ports (A through H). Each port outputs 256 pixels of data (pixel numbers output from each port: A=1 to 256, B=257 to 512, ... H=1793 to 2048).



Enlarged view of video output (full output mode)

Output for each port divides data into LVDS (lower bits and higher bits) pairs.





## Timing chart

Description of operation

The integration time is determined by the low period of the start pulse.



KMPDC0716EA

(1) The start of integration time is determined by the falling edge of the start pulse.

(2) The end of integration time is determined by the rising edge of the start pulse.

(3) Video data is output after the rising edge of the next start pulse cycle. Video data is output in order from the first pixel. (256 pixels of data are output for each port.)

\* Signal integration is possible even during video output.

		12 12	3	108 107'109			
TGCLK ]		ທ່ານການຜູ້ການບໍ່ການແຮ່ງການການບໍ່ກ່	ກຸ່ມນາຊີເນນນ	ກດດດດຜູ່ກຸ່ມການດາຊູໂດບ່າງການການ			000%0000
		n-th frame	integrati	on time			
MST_	 thp	(MST)tlp(MST)	35 clocks	۰۰۰۰۰ ۱			<u>-</u> \\
	'     <del>4</del>	tpi(MST)	i I	 			
Sync		<u> </u>		3 clocks		\ <del>\</del>	<u>%</u>
0			<del>   </del>	¦ <del>∢</del>			
Out_A [0] _	Invalid data	Valid data	Invalid data	Valid data	Invalid data	Valid data	Invalid data
Out_A [1] _	Invalid data	Valid data	Invalid data	Valid data	Invalid data	Valid data	Invalid data
: Out_H [0] _	Invalid data	Valid data	Invalid data	Valid data	Invalid data	Valid data	Invalid data
Out_H [1] _	Invalid data	Valid data	I Invalid data	Valid data	Invalid data	Valid data	Invalid data
		(n-2)-th frame data 256 pixels	 	(n-1)-th frame data 256 pixels	 	n-th frame data 256 pixels	
CS			ſ <u></u>				

KMPDC0724EA

 $\cdot$  Line rate equals the reciprocal of start pulse cycle.

- TGCLK is a timing generator clock inside the sensor. TGCLK is the same frequency as that of MCLK in high-speed mode, and the 1/2 in low-speed mode.
- $\cdot$  The integration time equals the low period of start pulse plus 106 clock cycles of TGCLK.
- $\cdot$  When the SPI register is set before the rising edge of the master start pulse plus 3 TGCLK, the SPI register setting is updated from the n-th frame data.
- $\cdot$  In 1/2 output mode, only the following outputs are valid.

Out\_A[0], Out\_B[0], Out\_C[0], Out\_D[0], Out\_E[0], Out\_F[0], Out\_G[0] and Out\_H[0]



Example: Port A
Full output mode
Pck
Sync
Out_A[1] <u>andsprokostantosorakostan Invalid data ja data ja data ja data ja data ja data ja kata ja</u>
■ 1/2 output mode
Pclk
Sync 4 cycles
Invalid data 1st pixel data 2nd pixel data 3rd pixel data 4th pixel data

## Operation example

Example 1

Line rate=125 kline/s, master clock pulse frequency=37.5 MHz, high-speed mode, full output mode, integration time max.



 $\cdot$  Master start pulse cycle = 300/f(MCLK) = 8 µs (equals the reciprocal of start pulse interval)

 $\cdot$  Master start pulse's low period = Master start pulse cycle - Master start pulse's high period min.

= 300/f(MCLK) - 166/f(MCLK) = 300/37.5 MHz - 166/37.5 MHz = 134/37.5 MHz = 3.57 μs

$$\cdot$$
 Integration time = master start pulse low period + 106 cycles of master clock pulses

= (134 + 106)/37.5MHz = 6.4 µs

Sync rises about 0.93  $\mu$ s after the rising edge of the master start pulse. Then the video output signal is output in order from the first pixel (the signals from 256 pixels are output from each port).



Example 2:

Line rate=62.5kline/s, master clock pulse frequency=37.5MHz, low-speed mode, 1/2 output mode, integration time max.



 $\cdot$  Master start pulse cycle = 600/f(MCLK) = 16 µs (equals the reciprocal of start pulse interval)

 $\cdot$  Master start pulse's low period = Master start pulse cycle - Master start pulse's high period min.

= 600/f(MCLK) - 332/f(MCLK) = 600/37.5 MHz - 332/37.5 MHz = 268/37.5 MHz = 7.15 µs

· Integration time = Master start pulse low period + 212 cycles of master clock pulses

= (268 + 212)/37.5 MHz = 12.8 μs

Sync rises about 1.87  $\mu$ s after the rising edge of the master start pulse. Then the video output signal is output in order from the first pixel (the signals from 256 pixels are output from each port).



## SPI address setting

Address	Pogistor	Defaul	t value	Sotting	
(Decimal)	Register	Binary	Decimal	Setting	
0	Mode[1:0]	00	0	Mode[0] high-speed/low-speed mode (default: high-speed mode) Mode[1] number of video output terminal (default: full output mode)	
19	Pclk_delay[5:0]	00 0000	0	Pclk timing (default: Pclk_delay [5:0]=0)	
20	AGC[4:0]	1 0000	16	Gain (default: gain=1)	
21	Offset[11:8]	0000	21	Output offset (default: 31)	
22	Offset[7:0]	0001 1111	51		

Note) Always set the addresses shown in the above table. The image sensor may malfunction if any other address is set.

#### High-speed/low-speed mode

Maximum line rate is selectable from following 2 modes:

It is set to High-speed mode when Mode[0] is 0 (Low), Low-speed mode when Mode[0] is 1 (High).

 $\cdot$  High-speed mode (Mode[0]=0): Maximum line rate = 125 klines/s, A/D converter resolution = 10-bit

(From offset output to saturation output is approximately 1024 DN.)

 $\cdot$  Low-speed mode (Mode[0]=1): Maximum line rate = 62.5 klines/s, A/D converter resolution = 11-bit

(From offset output to saturation output is approximately 2048 DN.)

#### Number of video output terminal

The number of video output terminal is selectable from following 2 modes [refer to the timing chart (P.9) in detail].

• Full output mode (Mode[1]=0): Video output=32 terminals (16 LVDS pairs)

· 1/2 output mode (Mode[1]=1): Video output=16 terminals (8 LVDS pairs)

Note: For the high-speed mode, do not set above setting.

#### Pclk timing

The Pclk output timing can be delayed inside the sensor. Set Pclk\_delay[5:0] between 0 and 63. When Pclk\_delay[5:0] is increased by 1, the Pclk output is delayed by approximately 0.15 ns.

#### Gain setting

The sensor may not operate properly if a setting not in the following table is specified. Specify a setting shown in the table.

AGC[4:0]							
Decimal			Gain	Description			
Decimal	[4]	[3]	[2]	[1]	[0]		
0	0	0	0	0	0	20	
1	0	0	0	0	1	10	
2	0	0	0	1	0	8	
4	0	0	1	0	0	4	
8	0	1	0	0	0	2	
16	1	0	0	0	0	1	Default setting



#### Output offset setting

Set Offset[11:0] between 0 and 1023. When Offset[11:0] is increased by 1, the offset value increases by 1 DN. Due to variations in individual differences of the product, the actual offset value will be slightly off from the specified value. Set offset[11:10] to 0.

## SPI setting

Set the SPI using SCLK, CS, and MOSI. Setting RSTB to low level resets all parameters.



KMPDC0693EA

#### [Ta=25 °C, Vdd(A)=Vdd(D)=Vdd(C)=3.3 V, f(MCLK)=37.5 MHz, LR=125 klines/s]

Item	Symbol	Min.	Тур.	Max.	Unit
SPI clock pulse frequency	f(SCLK)	-	7.5	10	MHz
SPI setup time (CS)	tSET(CS)	7	-	-	ns
SPI hold time (CS)	tHOLD(CS)	7	-	-	ns
SPI setup time (MOSI)	tSET(MO)	7	-	-	ns
SPI hold time (MOSI)	tHOLD(MO)	7	-	-	ns
Digital input signal rise time*20	tr(sigi)	-	5	7	ns
Digital input signal fall time*20	tf(sigi)	-	5	7	ns

\*20: The time for input voltage to rise or fall between 10% and 90%

#### Example of SPI setting





## Checking the SPI setting

You can check the current SPI setting in the following manner.



[Ta=25 °C, Vdd(A)=Vdd(D)=Vdd(C)=3.3 V, f(MCLK)=37.5 MHz, LR=125 klines/s]

Item	Symbol	Min.	Тур.	Max.	Unit
Output signal rise time* <sup>21</sup>	tr(sigo)	-	10	12	ns
Output signal fall time* <sup>21</sup>	tf(sigo)	-	10	12	ns
SCLK-MISO output delay time	tSMD	-	-	25	ns

\*21: Time for the output voltage to rise or fall between 10% and 90% when the load capacitance of the output terminal is 10 pF





## Dimensional outline (unit: mm)



\*3: Distance from package bottom to photosensitive area

\*4: Distance from glass surface to photosensitive surface

\*5: Distance from package top to photosensitive surface

\*6: Glass thickness

KMPDA0607EB



## Pin connections

Pin no.	Symbol	Function	I/O	Pin no.	Symbol	Function	I/O
A2	Out_An[0]	Video output signal (LVDS)	0	D23	Vref6	Bias voltage*22	0
A4	Out_An[1]	Video output signal (LVDS)	0	D25	Syncp	Frame sync signal (LVDS)	0
A6	Out_Bn[0]	Video output signal (LVDS)	0	D27	MST	Master start signal (single end)	I
A8	Out_Bn[1]	Video output signal (LVDS)	0	D29	GND(C)	Ground	-
A10	Out_Cn[0]	Video output signal (LVDS)	0	D31	Vdd(C)	Supply voltage (3.3 V)	I
A12	Out_Cn[1]	Video output signal (LVDS)	0	E2	Vdd(D)	Supply voltage (3.3 V)	I
A14	Out_Dn[0]	Video output signal (LVDS)	0	E4	GND	Ground	-
A16	Out_Dn[1]	Video output signal (LVDS)	0	E6	PLL_reset	PLL circuit reset (single end)	Ι
A18	Out_En[0]	Video output signal (LVDS)	0	E8	CS	SPI selection signal (single end)	I
A20	Out_En[1]	Video output signal (LVDS)	0	E24	NC	No connection	-
A22	Out_Fn[0]	Video output signal (LVDS)	0	E26	All_reset	Timing generator reset (single end)	Ι
A24	Out_Fn[1]	Video output signal (LVDS)	0	E28	GND(C)	Ground	-
A26	Out_Gn[0]	Video output signal (LVDS)	0	E30	Vdd(C)	Supply voltage (3.3 V)	Ι
A28	Out_Gn[1]	Video output signal (LVDS)	0	F1	Vdd(D)	Supply voltage (3.3 V)	Ι
A30	Out_Hn[0]	Video output signal (LVDS)	0	F3	GND	Ground	-
B1	Out_Ap[0]	Video output signal (LVDS)	0	F5	SCLK	SPI clock signal (single end)	I
B3	Out_Ap[1]	Video output signal (LVDS)	0	F7	MOSI	SPI input signal (single end)	I
B5	Out_Bp[0]	Video output signal (LVDS)	0	F9	RSTB	SPI reset signal (single end)	Ι
B7	Out_Bp[1]	Video output signal (LVDS)	0	F23	NC	No connection	-
B9	Out_Cp[0]	Video output signal (LVDS)	0	F25	NC	No connection	-
B11	Out_Cp[1]	Video output signal (LVDS)	0	F27	NC	No connection	-
B13	Out_Dp[0]	Video output signal (LVDS)	0	F29	GND(C)	Ground	-
B15	Out_Dp[1]	Video output signal (LVDS)	0	F31	Vdd(C)	Supply voltage (3.3 V)	Ι
B17	Out_Ep[0]	Video output signal (LVDS)	0	G2	Vdd(D)	Supply voltage (3.3 V)	Ι
B19	Out_Ep[1]	Video output signal (LVDS)	0	G4	GND	Ground	-
B21	Out_Fp[0]	Video output signal (LVDS)	0	G6	MISO	SPI output signal (single end)	0
B23	Out_Fp[1]	Video output signal (LVDS)	0	G8	TGCLK	Timing generator clock signal (single end)	0
B25	Out_Gp[0]	Video output signal (LVDS)	0	G24	NC	No connection	-
B27	Out_Gp[1]	Video output signal (LVDS)	0	G26	NC	No connection	-
B29	Out_Hp[0]	Video output signal (LVDS)	0	G28	GND(C)	Ground	-
B31	Out_Hp[1]	Video output signal (LVDS)	0	G30	Vdd(C)	Supply voltage (3.3 V)	Ι
C2	Vdd(D)	Supply voltage (3.3 V)	Ι	H1	Vdd(D)	Supply voltage (3.3 V)	Ι
C4	GND	Ground	-	H3	GND	Ground	-
C6	Pclkn	Bit output sync signal (LVDS)	0	H5	NC	No connection	-
C8	CTRn	Pixel sync signal (LVDS)	0	H7	NC	No connection	-
C10	NC	No connection	-	H9	Vref7	Bias voltage*22	0
C12	NC	No connection	-	H11	Vref8	Bias voltage*22	0
C14	NC	No connection	-	H13	Vref9	Bias voltage <sup>*22</sup>	0
C16	NC	No connection	-	H15	Vref10	Bias voltage <sup>*22</sup>	0
C18	NC	No connection	-	H17	Vref11	Bias voltage*22	0
C20	NC	No connection	-	H19	Vref12	Bias voltage <sup>*22</sup>	0
C22	NC	No connection	-	H21	Vref13	Bias voltage <sup>*22</sup>	0
C24	NC	No connection	-	H23	Vref14	Bias voltage <sup>*22</sup>	0
C26	Syncn	Frame sync signal (LVDS)	0	H25	NC	No connection	-
C28	MCLK	Master clock signal (single end)	Ι	H27	NC	No connection	-
C30	Out_Hn[1]	Video output signal (LVDS)	0	H29	GND(C)	Ground	-
D1	Vdd(D)	Supply voltage (3.3 V)	Ι	H31	Vdd(C)	Supply voltage (3.3 V)	I
D3	GND	Ground	-	I2	Vdd(D)	Supply voltage (3.3 V)	I
D5	Pclkp	Bit output sync signal (LVDS)	0	I4	GND	Ground	-
D7	CTRp	Pixel sync signal (LVDS)	0	I6	NC	No connection	-
D9	Vref_cp1	Bias voltage for charge pump circuit $(5.5 V)^{*22}$	0	I8	NC	No connection	-
D11	Vref_cp2	Bias voltage for charge pump circuit (-1.5 V)*22	0	I10	Vdd(A)	Supply voltage (3.3 V)	Ι
D13	Vref1	Bias voltage*22	0	I12	GND	Ground	-
D15	Vref2	Bias voltage <sup>*22</sup>	0	I14	Vdd(A)	Supply voltage (3.3 V)	Ι
D17	Vref3	Bias voltage*22	0	I16	GND	Ground	-
D19	Vref4	Bias voltage*22	0	I18	Vdd(A)	Supply voltage (3.3 V)	Ι
D21	Vref5	Bias voltage*22	0	I20	GND	Ground	-

\*22: Insert a 1  $\mu\text{F}$  capacitor between each terminal and GND. Note: Leave NC pins open; do not connect to GND.



Pin no.	Symbol	Function	I/O	Pin no.	Symbol	Function	I/0
I22	Vdd(A)	Supply voltage (3.3 V)	Ι	J27	NC	No connection	-
I24	GND	Ground	-	J29	NC	No connection	-
I26	NC	No connection	-	J31	NC	No connection	-
I28	NC	No connection	-	K2	NC	No connection	-
I30	NC	No connection	-	K4	NC	No connection	-
J1	NC	No connection	-	K6	NC	No connection	-
J3	NC	No connection	-	K8	NC	No connection	-
J5	NC	No connection	-	K10	NC	No connection	-
J7	NC	No connection	-	K12	NC	No connection	-
J9	NC	No connection	-	K14	NC	No connection	-
J11	NC	No connection	-	K16	NC	No connection	-
J13	NC	No connection	-	K18	NC	No connection	-
J15	NC	No connection	-	K20	NC	No connection	-
J17	NC	No connection	-	K22	NC	No connection	-
J19	NC	No connection	-	K24	NC	No connection	-
J21	NC	No connection	-	K26	NC	No connection	-
J23	NC	No connection	-	K28	NC	No connection	-
J25	NC	No connection	-	K30	NC	No connection	-

Note: The video output symbol is defined as follows:

Out\_An[0]

\_\_\_\_[0]: lower (0 to 5) bits, [1]: higher (6 to 11) bits

p: positive input of the differential pair, n: negative input of the differential pair

—A to H: output ports

#### Recommended soldering conditions

Parameter	Specification	Remarks
Solder temperature 260 °C max. (5 s or less)		

Note: When setting the soldering conditions, check for any problems by testing out the soldering methods in advance.

## Precautions

#### (1) Electrostatic countermeasures

This device has a built-in protection circuit against static electrical charges. However, to prevent destroying the device with electrostatic charges, take countermeasures such as grounding yourself, the workbench and tools. Also protect this device from surge voltages which might be caused by peripheral equipment.

#### (2) Light input window

If dust or stain adheres to the surface of the light input window glass, it will appear as black spots on the image. When cleaning, avoid rubbing the window surface with dry cloth, dry cotton swab or the like, since doing so may generate static electricity. Use soft cloth, paper, a cotton swab, or the like moistened with alcohol to wipe off dust and stain. Then blow compressed air so that no stain remains.

#### (3) UV light irradiation

Because this product is not designed to resist characteristic deterioration under UV light irradiation, do not apply UV light irradiation to it.

#### (4) Fixing the product in place

When using screws to fix the product in place, use M2 screws. Set the tightening torque to 0.08 N m or less.



## Connection circuit example



Connect GND and GND(C) with a single point.

\* Digital buffer is not necessary if MISO or TGCLK is not used.

KMPDC0727EA



## Related information

www.hamamatsu.com/sp/ssd/doc\_en.html

- Precautions
- Disclaimer
- · Image sensors

Technical note

· CMOS linear image sensors

Information described in this material is current as of September 2022.

Product specifications are subject to change without prior notice due to improvements or other reasons. This document has been carefully prepared and the information contained is believed to be accurate. In rare cases, however, there may be inaccuracies such as text errors. Before using these products, always contact us for the delivery specification sheet to check the latest specifications.

The product warranty is valid for one year after delivery and is limited to product repair or replacement for defects discovered and reported to us within that one year period. However, even if within the warranty period we accept absolutely no liability for any loss caused by natural disasters or improper product use. Copying or reprinting the contents described in this material in whole or in part is prohibited without our prior permission.



## www.hamamatsu.com

#### HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1 Ichino-cho, Higashi-ku, Hamamatsu City, 435-8558 Japan, Telephone: (81)53-434-3311, Fax: (81)53-434-5184

1126-1 IChInO-ChO, HIgaShI-KU, HamamatSU CUTY, 4:52-6536 Japart, Iclephone: (a)p08-231-2314, FGA. (c1j32-45-45-254) U.S.A.: HAMAMTSU CORPORATION: 360 Foothill Road, Bridgewater, NJ 08807, U.S.A.; Telephone: (a)p08-231-1218 E-mail: usa@hamamatsu.com Germany: HAMAMTSU PHOTONICS DEUTSCHLAND GMBH: Arzbergerstr. 10, 82211 Hersching am Ammersee, Germany, Telephone: (49)8152-375-0, Fax: (49)8152-325-8 E-mail: info@hamamatsu.de France: HAMAMATSU PHOTONICS FRANCE S.A.R.L: 19 Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: (33)1 69 53 71 00, Fax: (33)1 69 53 71 10 E-mail: info@hamamatsu.de Inited Kingdowin: HAMAMATSU PHOTONICS FRANCE S.A.R.L: 19 Rue du Saule Trapu, Parc du Moulin de Massy, 91882 Massy Cedex, France, Telephone: (33)1 69 53 71 00, Fax: (33)1 69 53 71 10 E-mail: info@hamamatsu.de Inited Kingdowin: HAMAMATSU PHOTONICS NEU KLIMITED: 2 Howard Court, 10 Tewin Road, Welwyn Garden City, Hertfordhire, AJ. T BW, UK, Telephone: (4)1707-325777 E-mail: info@hamamatsu.ce Italy: HAMAMATSU PHOTONICS TNALLS ALL: Strad adella Moia, 1 in 6, 20044 Arese (Milano), Italy, Telephone: (4)59 50 9031 01 E-mail: info@hamamatsu.de China: HAMAMTSU PHOTONICS TNALLS ALL: Strad adella Moia, 1 in 6, 20044 Arese (Milano), Italy, Telephone: (39)-35 81 7 31, Fax: (39)(293 58 17 31 E-mail: info@hamamatsu.de China: HAMAMTSU PHOTONICS TALLS ALL: Strad adella Moia, 1 in 6, 20044 Arese (Milano), Italy, Telephone: (39)-35 81 7 41 E-mail: info@hamamatsu.de China: HAMAMATSU PHOTONICS TALLS ALL: Strad adella Moia, 1 in 6, 20044 Arese (Milano), Italy, Telephone: (39)-35 81 7 41 E-mail: info@hamamatsu.de China: HAMAMATSU PHOTONICS TALLS ALL: Strad adella Moia, 1 in 6, 2004 Arese (Milano), Italy, Telephone: (39)-35 81 7 31 E-mail: info@hamamatsu.de China: HAMAMATSU PHOTONICS TALLS ALL: Strad adella Moia, 1 in 6, 2004 Arese (Milano), Italy, Telephone: (39)-35 81 7 41 E-mail: info@hamamatsu.de China: HAMAMATSU PHOTONICS TALLS ALL: Strad adella Moia, 1 in 6, 2004 Arese (Milano), Italy, Telephone: (86)10-6586-6006, Fax: (